ADN2811ACPZ-CML

ADN2811ACPZ-CML图片1
ADN2811ACPZ-CML图片2
ADN2811ACPZ-CML图片3
ADN2811ACPZ-CML图片4
ADN2811ACPZ-CML图片5
ADN2811ACPZ-CML图片6
ADN2811ACPZ-CML图片7
ADN2811ACPZ-CML图片8
ADN2811ACPZ-CML图片9
ADN2811ACPZ-CML图片10
ADN2811ACPZ-CML图片11
ADN2811ACPZ-CML概述

PLL Clock Generator Single 48Pin LFCSP EP

Product Details

The ADN2811 provides the receiver functions of quantization, signal level detect, and clock and data recovery at OC-48 and OC-48 FEC rates. All SONET jitter requirements are met, including jitter transfer, jitter generation, and jitter tolerance. All specifications are quoted for −40°C to +85°C ambient temperature, unless otherwise noted.

The device is intended for WDM system applications and can be used with either an external reference clock or an on-chip oscillator with external crystal. Both the 2.48 Gbps and 2.66 Gbps digital wrapper rates are supported by the ADN2811, without any change of reference clock.

This device, together with a PIN diode and a TIA preamplifier, can implement a highly integrated, low cost, low power, fiber optic receiver.

The receiver front end signal detect circuit indicates when the input signal level has fallen below a user-adjustable threshold. The signal detect circuit has hysteresis to prevent chatter at the output.

The ADN2811 is available in a compact, 7 mm × 7 mm, 48-lead chip scale package.

Applications

.
SONET OC-48, SDH STM-16, and 15/14 FEC
.
WDM transponders
.
Regenerators/repeaters
.
Test equipment
.
Backplane applications

### Features and Benefits

.
Meets SONET requirements for jitter transfer/generation/tolerance
.
Quantizer sensitivity: 4 mV typical
.
Adjustable slice level: ±100 mV
.
1.9 GHz minimum bandwidth
.
Patented clock recovery architecture
.
Loss of signal detect range: 3 mV to 15 mV
.
Single reference clock frequency for both native SONET and 15/14 7% wrapper rate
.
Choice of 19.44 MHz, 38.88 MHz, 77.76 MHz, or 155.52 MHz REFCLK
.
LVPECL/LVDS/LVCMOS/LVTTL compatible inputs LVPECL/LVDS only at 155.52 MHz
.
19.44 MHz on-chip oscillator to be used with external crystal
.
Loss of lock indicator
.
Loopback mode for high speed test data
.
Output squelch and bypass features
.
Single-supply operation: 3.3 V
.
Low power: 540 mW typical
.
7 mm × 7 mm, 48-lead LFCSP
ADN2811ACPZ-CML中文资料参数规格
技术参数

供电电流 164 mA

电路数 1

耗散功率 500 mW

工作温度Max 85 ℃

工作温度Min -40 ℃

电源电压 3V ~ 3.6V

封装参数

安装方式 Surface Mount

引脚数 48

封装 LFCSP-48

外形尺寸

高度 0.83 mm

封装 LFCSP-48

物理参数

工作温度 -40℃ ~ 85℃

其他

产品生命周期 Active

包装方式 Tray

符合标准

RoHS标准 RoHS Compliant

含铅标准 Lead Free

数据手册

ADN2811ACPZ-CML引脚图与封装图
ADN2811ACPZ-CML引脚图
ADN2811ACPZ-CML封装图
ADN2811ACPZ-CML电路图
ADN2811ACPZ-CML封装焊盘图
在线购买ADN2811ACPZ-CML
型号: ADN2811ACPZ-CML
制造商: ADI 亚德诺
描述:PLL Clock Generator Single 48Pin LFCSP EP
替代型号ADN2811ACPZ-CML
型号/品牌 代替类型 替代型号对比

ADN2811ACPZ-CML

ADI 亚德诺

当前型号

当前型号

ADN2811ACP-CML-RL

亚德诺

完全替代

ADN2811ACPZ-CML和ADN2811ACP-CML-RL的区别

锐单商城 - 一站式电子元器件采购平台