PLL Clock Generator Single 48Pin LFCSP EP
Product Details
The ADN2811 provides the receiver functions of quantization, signal level detect, and clock and data recovery at OC-48 and OC-48 FEC rates. All SONET jitter requirements are met, including jitter transfer, jitter generation, and jitter tolerance. All specifications are quoted for −40°C to +85°C ambient temperature, unless otherwise noted.
The device is intended for WDM system applications and can be used with either an external reference clock or an on-chip oscillator with external crystal. Both the 2.48 Gbps and 2.66 Gbps digital wrapper rates are supported by the ADN2811, without any change of reference clock.
This device, together with a PIN diode and a TIA preamplifier, can implement a highly integrated, low cost, low power, fiber optic receiver.
The receiver front end signal detect circuit indicates when the input signal level has fallen below a user-adjustable threshold. The signal detect circuit has hysteresis to prevent chatter at the output.
The ADN2811 is available in a compact, 7 mm × 7 mm, 48-lead chip scale package.
Applications
### Features and Benefits
型号/品牌 | 代替类型 | 替代型号对比 |
---|---|---|
ADN2811ACPZ-CML ADI 亚德诺 | 当前型号 | 当前型号 |
ADN2811ACP-CML-RL 亚德诺 | 完全替代 | ADN2811ACPZ-CML和ADN2811ACP-CML-RL的区别 |