2.5V to 5.5V, 115μA Parallel Interface Single Voltage Output 12Bit DAC
Product Details
The AD5330/AD5331/AD5340/AD5341The AD5330/AD5331/AD5340/AD5341 have a parallel interface. CS selects the device and data is loaded into the input registers on the rising edge of WR.
The GAIN pin allows the output range to be set at 0 V to VREF or 0 V to 2 × VREF.
Input data to the DACs is double-buffered, allowing simultaneous update of multiple DACs in a system using the LDAC pin.
An asynchronous CLR input is also provided, which resets the contents of the input register and the DAC register to all zeros. These devices also incorporate a power-on reset circuit that ensures that the DAC output powers on to 0 V and remains there until valid data is written to the device.
The AD5330/AD5331/AD5340/AD5341 are available in thin shrink small outline packages TSSOP.
**Applications**
* Portable battery-powered instruments
* Digital gain and offset adjustment
* Programmable voltage and current sources
* Programmable attenuators
* Industrial process control
* Protected by U.S. Patent Number 5,969,657; other patents pending.
Data Sheet, Rev. A, 2/08
### Features and Benefits
|
---|---
型号/品牌 | 代替类型 | 替代型号对比 |
---|---|---|
AD5341BRUZ-REEL ADI 亚德诺 | 当前型号 | 当前型号 |
AD5341BRUZ-REEL7 亚德诺 | 完全替代 | AD5341BRUZ-REEL和AD5341BRUZ-REEL7的区别 |
AD5341BRU 亚德诺 | 完全替代 | AD5341BRUZ-REEL和AD5341BRU的区别 |
AD5341BRU-REEL7 亚德诺 | 完全替代 | AD5341BRUZ-REEL和AD5341BRU-REEL7的区别 |