MC100LVEL39DWR2G

MC100LVEL39DWR2G图片1
MC100LVEL39DWR2G图片2
MC100LVEL39DWR2G图片3
MC100LVEL39DWR2G图片4
MC100LVEL39DWR2G图片5
MC100LVEL39DWR2G概述

MC 系列 3.3 V 表面贴装 ECL 时钟发生芯片 - SOIC-20WB

The MC100LVEL39 is a low skew 2/4, 4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The device can be driven by either a differential or single-ended input signal. In addition, by using the VBB output, a sinusoidal source can be AC coupled into the device. The common enable ENbar is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input. Upon startup, the internal flip-flops will attain a random state; therefore, for systems which utilize multiple LVEL39s, the master reset MR input must be asserted to ensure synchronization. For systems which only use one LVEL39, the MR pin need not be exercised as the internal divider design ensures synchronization between the 2/4 and the 4/6 outputs of a single device. pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V as a switching reference voltage. V may also rebias AC coupled inputs. When used, decouple V via a 0.01 F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V

Features

---

 |

.
50 ps Maximum Output-to-Output Skew
.
Synchronous Enable/Disable
.
Master Reset for Synchronization
.
ESD Protection: >2 KV HBM
.
The 100 Series Contains Temperature Compensation
.
PECL Mode Operating Range: VCC = 3.0 V to 3.8 V

with VEE = 0 V

.
NECL Mode Operating Range: VCC = 0 V

with VEE = -3.0 V to -3.8 V

.
Internal Input Pulldown Resistors
.
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
.
Flammability Rating: UL-94 code V-0 @ 1/8",

Oxygen Index 28 to 34

.
Transistor Count = 419 devices
.
Pb-Free Packages are Available
MC100LVEL39DWR2G中文资料参数规格
技术参数

无卤素状态 Halogen Free

输出接口数 4

电路数 1

工作温度Max 85 ℃

工作温度Min -40 ℃

电源电压 3V ~ 3.8V

封装参数

安装方式 Surface Mount

引脚数 20

封装 SOIC-20

外形尺寸

封装 SOIC-20

物理参数

工作温度 -40℃ ~ 85℃

其他

产品生命周期 Active

包装方式 Tape & Reel TR

符合标准

RoHS标准 RoHS Compliant

含铅标准 Lead Free

海关信息

ECCN代码 EAR99

数据手册

MC100LVEL39DWR2G引脚图与封装图
MC100LVEL39DWR2G引脚图
MC100LVEL39DWR2G封装图
MC100LVEL39DWR2G封装焊盘图
在线购买MC100LVEL39DWR2G
型号: MC100LVEL39DWR2G
描述:MC 系列 3.3 V 表面贴装 ECL 时钟发生芯片 - SOIC-20WB
替代型号MC100LVEL39DWR2G
型号/品牌 代替类型 替代型号对比

MC100LVEL39DWR2G

ON Semiconductor 安森美

当前型号

当前型号

MC100LVEL39DWG

安森美

完全替代

MC100LVEL39DWR2G和MC100LVEL39DWG的区别

MC100EL39DW

安森美

完全替代

MC100LVEL39DWR2G和MC100EL39DW的区别

MC100EL39DWR2G

安森美

类似代替

MC100LVEL39DWR2G和MC100EL39DWR2G的区别

锐单商城 - 一站式电子元器件采购平台