MC100EP31D

评估板手册高频SOIC 8 Evaluation Board Manual for High Frequency SOIC 8

Description

The MC10/100EP31 is a D flip−flop with set and reset. The device is pin and functionally equivalent to the EL31 and LVEL31 devices. With AC performance much faster than the EL31 and LVEL31 devices, the EP31 is ideal for applications requiring the fastest AC performance available. Both set and reset inputs are asynchronous, level triggered signals. Data enters the master portion of the flip−flop when CLK is low and is transferred to the slave, and thus the outputs, upon a positive transition of the CLK.

Features

The 100 Series contains temperature compensation.

•340 ps Typical Propagation Delay

•Maximum Frequency > 3 GHz Typical

•PECL Mode Operating Range:

VCC= 3.0 V to 5.5 V with VEE= 0 V

•NECL Mode Operating Range:

VCC= 0 V with VEE= −3.0 V to −5.5 V

•Open Input Default State

•Q Output Will Default LOW with Inputs Open or at VEE

•Pb−Free Packages are Available