SN74ABT16657DLR

SN74ABT16657DLR图片1
SN74ABT16657DLR图片2
SN74ABT16657DLR图片3
SN74ABT16657DLR图片4
SN74ABT16657DLR图片5
SN74ABT16657DLR图片6
SN74ABT16657DLR图片7
SN74ABT16657DLR图片8
SN74ABT16657DLR图片9
SN74ABT16657DLR图片10
SN74ABT16657DLR概述

具有奇偶校验发生器/检查器和三态输出的16位收发器 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

The "ABT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive 1T/R\ or 2T/R\\\\ input determines the direction of data flow. When 1T/R\ or 2T/R\\\\ is high, data flows from the 1A or 2A port to the 1B or 2B port transmit mode; when 1T/R\ or 2T/R\\\\ is low, data flows from the 1B or 2B port to the 1A or 2A port receive mode. When the output-enable 1 or 2 input is high, both the 1A or 2A and 1B or 2B ports are in the high-impedance state.

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD or 2ODD input. 1PARITY or 2PARITY carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A or 2A bus is polled to determine the number of high bits, 1PARITY or 2PARITY is set to the logic level that maintains the parity sense selected by the level at the 1ODD or 2ODD input. For example, if 1ODD is low even parity selected and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits eight 1A-bus bits plus parity bit are high.

In the receive mode, after the 1B or 2B bus is polled to determine the number of high bits, the 1or 2 output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 1ODD is high odd parity selected, 1PARITY is high, and there are three high bits on the 1B bus, then 1 is low, indicating a parity error.

To ensure the high-impedance state during power up or power down, should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16657 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16657 is characterized for operation from -40°C to 85°C.

SN74ABT16657DLR中文资料参数规格
技术参数

电源电压DC 4.50V ~ 5.50V

输出接口数 16

电路数 8

位数 16

传送延迟时间 4.30 ns

电压波节 5.00 V

输出电流驱动 -500 µA

工作温度Max 85 ℃

工作温度Min -40 ℃

电源电压 4.5V ~ 5.5V

电源电压Max 5.5 V

电源电压Min 4.5 V

封装参数

安装方式 Surface Mount

引脚数 56

封装 SSOP-56

外形尺寸

封装 SSOP-56

物理参数

工作温度 -40℃ ~ 85℃

其他

产品生命周期 Active

包装方式 Tape & Reel TR

符合标准

RoHS标准 RoHS Compliant

含铅标准 Lead Free

海关信息

ECCN代码 EAR99

数据手册

SN74ABT16657DLR引脚图与封装图
SN74ABT16657DLR引脚图
SN74ABT16657DLR封装焊盘图
在线购买SN74ABT16657DLR
型号: SN74ABT16657DLR
制造商: TI 德州仪器
描述:具有奇偶校验发生器/检查器和三态输出的16位收发器 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS
替代型号SN74ABT16657DLR
型号/品牌 代替类型 替代型号对比

SN74ABT16657DLR

TI 德州仪器

当前型号

当前型号

SN74ABT16657DL

德州仪器

完全替代

SN74ABT16657DLR和SN74ABT16657DL的区别

SN74ABT16657DLRG4

德州仪器

完全替代

SN74ABT16657DLR和SN74ABT16657DLRG4的区别

SN74ABT16657DLG4

德州仪器

类似代替

SN74ABT16657DLR和SN74ABT16657DLG4的区别

锐单商城 - 一站式电子元器件采购平台