PowerPC系列 120MHz 1MB 128KB
The SPC56EL60xx is a compatible extension to the STMicroelectronics product roadmap for Safety and Chassis application field. It targets the Electric Power Steering and those applications requiring a high Safety Integrity Level SIL.
All devices in this family are built around a dual core safety platform with an innovative safety concept targeting ISO 26262 ASILD and IEC 61508 SIL3 integrity levels. In order to minimize additional software and module level features to reach this target, on-chip redundancy is offered for the critical components of the microcontroller CPU core, DMA controller, interrupt controller, crossbar bus system, memory protection unit, flash memory and RAM controllers, peripheral bus bridge, system timers, and watchdog timer. Lock Step Redundancy Checking Units are implemented at each output of this Sphere of Replication SoR. ECC is available for on-chip RAM and flash memories. A programmable fault collection and control unit monitors the integrity status of the device and provides flexible safe state control.