3.3V ECL可编程延迟芯片与FTUNE 3.3V ECL Programmable Delay Chip with FTUNE
The MC100EP196 is a programmable delay chip PDC designed primarily for clock deskewing and timing adjustment. It provides programmably variable delay of a differential ECL input signal. It has similar architecture to the EP195 with the added feature of further tuneability in delay using the FTUNE pin. The FTUNE input takes an analog voltage from V to fine tune the output delay from 0 to 60 ps.
Features
---
|
型号/品牌 | 代替类型 | 替代型号对比 |
---|---|---|
MC100EP196FAR2G ON Semiconductor 安森美 | 当前型号 | 当前型号 |
MC100EP195FAG 安森美 | 完全替代 | MC100EP196FAR2G和MC100EP195FAG的区别 |
MC100EP196FAG 安森美 | 完全替代 | MC100EP196FAR2G和MC100EP196FAG的区别 |
MC100EP195BFAG 安森美 | 完全替代 | MC100EP196FAR2G和MC100EP195BFAG的区别 |