5V ECL 3位4: 1多路复用器锁存器 5V ECL 3-Bit 4:1 Mux-Latch
The MC10E/100E156 contains three 4:1 multiplexers followed by transparent latches with differential outputs. When both Latch Enables LEN1, LEN2 are LOW, the latch is transparent, and output date is controlled by the multiplexer select controls SEL0, SEL1. A logic HIGH on either LEN1 or LEN2 or both latches the outputs. The Master Reset MR overrides all other controls to set the Q outputs LOW.The 100 Series contains temperature compensation.
Features
---
|
For Additional Information, see Application Note AND8003/D
型号/品牌 | 代替类型 | 替代型号对比 |
---|---|---|
MC10E156FNG ON Semiconductor 安森美 | 当前型号 | 当前型号 |
MC10E156FN 安森美 | 完全替代 | MC10E156FNG和MC10E156FN的区别 |
MC10E131FNR2G 安森美 | 类似代替 | MC10E156FNG和MC10E131FNR2G的区别 |
SY10E156JC 微芯 | 功能相似 | MC10E156FNG和SY10E156JC的区别 |