CK-K7-KC724-G

表征套件, Kintex-7 FPGA, GTX收发器评估, Vivado

The from is a 7 FPGA KC724 characterization kit. The Kintex®-7 FPGA KC724 characterization kit provides the hardware environment for characterizing and evaluating 16 GTX 12.5Gbps transceivers of the on-board Kintex-7 K325T FPGA. The KC724 allows evaluation of the Integrated Bit Error Ratio Test IBERT demonstration using either the Vivado® or ISE® design suite. Each GTX quad and its associated reference clock are routed from the FPGA to a connector pad which is designed to interface with a Samtec BullsEye connector. A cable enabled with a BullsEye connector and 10 standard SMAs allows users to connect to a broad range of evaluation platforms from backplanes and optical evaluation boards to high speed test equipment. Each BullsEye connector handles a full GTX Quad, four transmit/receive pairs as well as the two independent reference clocks enabling the highest level of flexibility in testing custom applications.

.

Hardware, design tools, IP and pre-verified reference designs

.

Integrated Bit Error Ratio Test IBERT reference design

.

Expand I/O with the FPGA Mezzanine Card FMC interface

.

BullsEye connector supporting a full GTX quad with four transmit/receive pairs

.

System ACE™ SD controller, 326080 logic cells, 840 DSP slices, 16020Kb memory

.

Four Samtec BullsEye connector pads for the GTX transceivers and reference clocks

.

Two pairs of differential MRCC inputs with SMA connectors

.

Power status LEDs, general purpose DIP switches, LEDs, push buttons and test I/O display

.

Digilent USB JTAG programming port configuration

.

Fixed, 200MHz 2.5V LVDS oscillator wired to multi region clock capable MRCC inputs clocking