CD74AC112M

TEXAS INSTRUMENTS  CD74AC112M  触发器, 清零和预设, 互补输出, 负沿, JK, 10.3 ns, 100 MHz, 24 mA, SOIC, 16 引脚

The is a dual negative-edge-triggered J-K Flip-flop with set and reset. It contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset PRE\\ or clear CLR\\ inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive high, data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. This versatile flip-flop can perform as toggle flip-flop by tying J and K high.

.

Speed of Bipolar F, AS and S, with significantly reduced power consumption

.

Balanced propagation delays

.

±24mA Output drive current

.

SCR-Latchup-resistant CMOS process and circuit design

.

Green product and no Sb/Br