CDCF2510

3.3V 锁相环时钟驱动器

The is a high-performance, low-skew, low-jitter, phase-lock loop PLL clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback FBOUT output to the clock CLK input signal. It is specifically designed for use with synchronous DRAMs. The CDCF2510 operates at a 3.3-V VCC. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of ten outputs provide ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. The outputs can be enabled/disabled with the control G input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDCF2510 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDCF2510 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AVCC to ground.

The CDCF2510 is characterized for operation from 0°C to 85°C.

For application information refer to application reports _High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516_ literature number SLMA003 and _Using CDC2509A/2510A PLL with Spread Spectrum Clocking SSC_ literature number SCAA039.

.

Use CDCVF2510A as a Replacement for this Device

.

Designed to Meet PC133 SDRAM Registered DIMM Specification Rev. 0.9

.

Spread Spectrum Clock Compatible

.

Operating Frequency 25 MHz to 140 MHz

.

Static Phase Error Distribution at 66 MHz to 133 MHz is ±125 ps

.

Jitter cyc-cyc at 66 MHz to 133 MHz Is |70| ps

.

Available in Plastic 24-Pin TSSOP

.

Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications

.

Distributes One Clock Input to One Bank of Ten Outputs

.

Output Enable Pin to Enable/Disable All 10 Outputs

.

External Feedback FBIN Terminal Is Used to Synchronize the Outputs to the Clock Input

.

On-Chip Series Damping Resistors

.

No External RC Network Required

.

Operates at 3.3 V