DS1100LU-500+

延迟线, 5抽头, 每段延迟时间100 ns, 总延迟500 ns, 3 V至3.6 V, µMAX-8

The from Products is a 3.3V 5-tap economy timing element delay line in 8 pin µMAX package. It is characterized for operation over the range 3V to 3.6V. The DS1100LU-50+ delay line has five equally spaced taps. It is offered in surface-mount packages to save PCB area. This 5-tap silicon delay line reproduces the input-logic state at the output after a fixed delay of 500ns and it has 100ns delay time per tap. It is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to 10 74LS loads.

.

Both leading and trailing edge accuracy

.

Operating temperature range from -40°C to +85°C

.

Delays are stable and precise

.

Low power CMOS and TTL/CMOS compatible

.

Vapour phase and IR solderable

.

Clock & Timing