LPC1785FBD208K

NXP  LPC1785FBD208K  微控制器, 32位, ARM 皮质-M3, 120 MHz, 256 KB, 80 KB, 208 引脚, LQFP

The is a 32-bit Microcontroller based on ARM Cortex-M3 core with RISC architecture operates at a maximum frequency of 120MHz. The ARM Cortex-M3 is a next generation core that offers better performance than the ARM7 at the same clock rate and other system enhancements such as modernized debug features and a higher level of support block integration. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and has a Harvard architecture with separate local instruction and data buses, as well as a third bus with slightly lower performance for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branches. The device adds a specialized flash memory accelerator to accomplish optimal performance when executing code from flash. The device incorporates 256kB internal flash, 80kB internal RAM, 4kB EEPROM and 165 general-purpose I/O pins.

.

ARM Cortex-M3 built-in nested vectored interrupt controller NVIC

.

Multilayer AHB matrix interconnect

.

Split APB bus

.

Cortex-M3 system tick timer, including an external clock input option

.

Standard JTAG test/debug interface as well as serial wire debug and serial wire trace port options

.

Embedded trace macrocell ETM module supports real-time trace

.

Boundary scan for simplified board testing

.

Non-maskable Interrupt NMI input

.

LCD controller - Supporting both super-twisted nematic STN & thin-film transistors TFT displays

.

External memory controller EMC

.

8-channel General purpose DMA controller GPDMA

.

Ethernet MAC with MII/RMII interface and associated DMA controller

.

USB 2.0 Full-speed dual-port device/host/OTG controller

.

SD/MMC memory card interface

.

Windowed watchdog timer WWDT

.

Four reduced power modes - Sleep, deep-sleep, power-down and deep power-down

.

The wake-up interrupt controller WIC

.

Processor wake-up from power-down mode

.

Brownout detect with separate threshold for interrupt and forced reset

.

On-chip power-on reset POR