SN74LVTH16646DGGR

SN74LVTH16646DGGR概述

3.3 -V ABT 16位总线收发器和寄存器具有三态输出 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

The "LVTH16646 devices are 16-bit bus transceivers designed for low-voltage 3.3-V VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock CLKAB or CLKBA input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the "LVTH16646 devices.

Output-enable OE\\\\ and direction-control DIR inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control SAB and SBA inputs can multiplex stored and real-time transparent mode data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when OE\ is low. In the isolation mode OE\ high, A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

SN74LVTH16646DGGR数据文档
型号 品牌 下载
SN74LVTH16646DGGR

TI 德州仪器

下载
SN74CB3T3383DW

TI 德州仪器

下载
SN74CBT16212ADLRG4

TI 德州仪器

下载
SN74CB3T3383DWR

TI 德州仪器

下载
SN74CBTLV3383PW

TI 德州仪器

下载
SN74CBT16212AZQLR

TI 德州仪器

下载
SN74CBT3383DBQR

TI 德州仪器

下载
SN74CB3T3383PW

TI 德州仪器

下载
SN74CBTLV3383PWE4

TI 德州仪器

下载
SN74CBT3383DBR

TI 德州仪器

下载
SN74CB3T3383PWR

TI 德州仪器

下载

锐单商城 - 一站式电子元器件采购平台