六角缓冲器 Hex Buffers
The hex inverter buffer is constructed with MOS P channel and N channel enhancement mode devices in a single monolithic structure.This complementary MOS device finds primaryuse where low power dissipation and or high noise immunity is desired. This device provides logic level conversion using only one supply voltage V. The input signal high level V supply voltage for logic level conversions.Two TTL DTL Loads can be driven when the device is used as CMOS to TTL DTL converters V 3.2 mA. Note that pins 13 and 16 are not connected internally on this device consequently connections to these terminals will not affect circuit operation.
Features
---
|
型号 | 品牌 | 下载 |
---|---|---|
MC14049UB | ON Semiconductor 安森美 | 下载 |
MC14049BDG | ON Semiconductor 安森美 | 下载 |
MC14049UBDR2G | ON Semiconductor 安森美 | 下载 |
MC14600P | Freescale 飞思卡尔 | 下载 |
MC14050BDG | ON Semiconductor 安森美 | 下载 |
MC14578P | Freescale 飞思卡尔 | 下载 |
MC14015BDR2 | ON Semiconductor 安森美 | 下载 |
MC14024BDR2 | Motorola 摩托罗拉 | 下载 |
MC14490DWG | ON Semiconductor 安森美 | 下载 |
MC14094BDG | ON Semiconductor 安森美 | 下载 |
MC14060BDG | ON Semiconductor 安森美 | 下载 |