表征套件, Virtex-7 FPGA, GTH/GTZ收发器评估, Vivado
The from is a Virtex-7 FPGA VC7222 characterization kit. The kit provides the hardware environment for characterizing and evaluating the GTH and GTZ transceivers available on the Virtex-7 XC7VH580T-G2HCG1155E FPGA while allowing evaluation of the Integrated Bit Error Ratio Test IBERT demonstration using the Vivado® Design Suite. Each GTH and GTZ quad and its associated reference clock are routed from the FPGA to SMA and Samtec BullsEye connector. A cable containing a BullsEye connector and standard SMA connectors allows users to connect to a broad range of evaluation platforms from backplanes and optical evaluation boards to high speed test equipment. Each BullsEye connector handles a full GTH or GTZ quad, four transmit/receive pairs enabling the highest level of flexibility in testing custom applications.
型号 | 品牌 | 下载 |
---|---|---|
CK-V7-VC7222-G | Xilinx 赛灵思 | 下载 |
CK-V7-VC7203-G | Xilinx 赛灵思 | 下载 |
CK-V7-VC7215-G-J | Xilinx 赛灵思 | 下载 |
CK-V7-VC7203-G-J | Xilinx 赛灵思 | 下载 |
CK-V6-ML628-G | Xilinx 赛灵思 | 下载 |
CK-V6-ML628-G-J | Xilinx 赛灵思 | 下载 |
CK-V7-VC7215-G | Xilinx 赛灵思 | 下载 |
CK-V6-ML623-G | Xilinx 赛灵思 | 下载 |
CK-V7-VC7222-G-J | Xilinx 赛灵思 | 下载 |
CK-V6-ML623-G-J | Xilinx 赛灵思 | 下载 |
CK-V7-VC7222-IES-G-J | Xilinx 赛灵思 | 下载 |