CDCVF857DGG

CDCVF857DGG概述

2.5 -V锁相环时钟驱动器 2.5-V PHASE-LOCK LOOP CLOCK DRIVER

The CDCVF857 is a high-performance, low-skew, low-jitter, zero-delay buffer that distributes a differential clock input pair CLK, CLK to 10 differential pairs of clock outputs Y[0:9], Y[0:9] and one differential pair of feedback clock outputs FBOUT, FBOUT. The clock outputs are controlled by the clock inputs CLK, CLK, the feedback clocks FBIN, FBIN, and the analog power input AVDD. When PWRDWN is high, the outputs switch in phase and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impedance state 3-state and the PLL is shut down low-power mode. The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz typical 10 MHz. An input frequency detection circuit detects the low frequency condition and, after applying a >20-MHz input signal, this detection circuit turns the PLL on and enables the outputs.

When AVDD is strapped low, the PLL is turned off and bypassed for test purposes. The CDCVF857 is also able to track spread spectrum clocking for reduced EMI.

Because the CDCVF857 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCVF857 is characterized for both commercial and industrial temperature ranges.

CDCVF857DGG数据文档
型号 品牌 下载
CDCVF857DGG

TI 德州仪器

下载
CDCV304PW

TI 德州仪器

下载
CDCVF2310PW

TI 德州仪器

下载
CDCVF310PW

TI 德州仪器

下载
CDCV304PWR

TI 德州仪器

下载
CDCVF2505D

TI 德州仪器

下载
CDCVF855PW

TI 德州仪器

下载
CDCVF25081D

TI 德州仪器

下载
CDCV850IDGG

TI 德州仪器

下载
CDCVF2509PW

TI 德州仪器

下载
CDCV855PW

TI 德州仪器

下载

锐单商城 - 一站式电子元器件采购平台