LPC1317FBD64

NXP  LPC1317FBD64  微控制器, 32位, ARM 皮质-M3, 72 MHz, 64 KB, 10 KB, 64 引脚, LQFP

The is a 32-bit Microcontroller based on ARM Cortex-M3 core with RISC architecture operates at a maximum frequency of 72MHz. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching. The device incorporates 68kB internal flash, 8kB internal RAM, 8-channel 10-bit A/D converter and 51 general-purpose I/O pins.

.

ARM Cortex-M3 built-in nested vectored interrupt controller NVIC

.

Non maskable interrupt NMI input selectable from several input sources

.

System tick timer

.

Standard JTAG test interface for BSDL

.

Serial wire debug

.

Support for ETM ARM Cortex-M3 debug time stamping

.

Up to 8 GPIO pins can be selected as edge and level sensitive interrupt sources

.

High-current source output driver 20mA on one pin

.

High-current sink driver 20mA on true open-drain pins

.

Four general purpose counter/timers

.

Programmable windowed watchdog Timer WWDT

.

Repetitive interrupt timer RI Timer

.

Two SSP controllers with FIFO and multi-protocol capabilities

.

Crystal oscillator with an operating range of 1MHz to 25MHz

.

12MHz High-frequency internal RC oscillator IRC trimmed to 1 % accuracy

.

Internal low-power, low-frequency watchdog oscillator WDO

.

PLL allows CPU operation up to the maximum CPU rate

.

Four reduced power modes - Sleep, deep-sleep, power-down and deep power-down

.

Processor wake-up from deep-sleep and power-down modes

.

Processor wake-up from deep power-down mode using one special function pin