LMK04808BISQE/NOPB

时钟发生器, 抖动滤除器, 500MHZ, 3.15 V至3.45 V, 12输出, WQFN-64

The is a highest-performance Clock Conditioner with superior clock jitter cleaning, generation and distribution with advanced features to meet next generation system requirements. The dual loop PLLatinum architecture is capable of 111fs RMS jitter 12kHz to 20MHz using a low noise VCXO module or sub-200fs RMS jitter 12kHz to 20MHz using an external crystal and varactor diode. The dual loop architecture consists of two high-performance phase-locked loops PLL, a low-noise crystal oscillator circuit and a high-performance voltage controlled oscillator VCO. The first PLL PLL1 provides low-noise jitter cleaner functionality while the second PLL PLL2 performs the clock generation. PLL1 can be configured to either work with an external VCXO module or the integrated crystal oscillator with an external tuneable crystal and varactor diode.

.

Ultra-low RMS jitter performance

.

Dual loop PLLatinum™ PLL architecture

.

Integrated low-noise crystal oscillator circuit

.

Holdover mode when input clocks are lost

.

Automatic or manual triggering/recovery

.

2 Redundant input clocks with LOS

.

12 LVPECL, LVDS or LVCMOS Programmable outputs

.

Digital delay - Fixed or dynamically adjustable

.

25ps Step analogue delay control

.

Three default clock outputs at power up

.

Multi-mode - Dual PLL, single PLL and clock distribution

.

Green product and no Sb/Br

Device has limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.