74LVC1G86GM

74LVC1G86GM概述

2输入异或门 2-input EXCLUSIVE-OR gate

description

The 74LVC1G86 provides the 2-input EXCLUSIVE-OR function. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial Power-down applications using IOFF.

The IOFFcircuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Features

■Wide supply voltage range from 1.65V to 5.5V

■High noise immunity

■Complies with JEDEC standard:

   ◆JESD8-7 1.65 V to 1.95 V

   ◆JESD8-5 2.3 V to 2.7 V

   ◆JESD8B/JESD36 2.7 V to 3.6 V

■ESD protection:

   ◆HBM JESD22-A114E exceeds 2000 V

   ◆MM JESD22-A115-A exceeds 200 V

■±24 mA output drive VCC= 3.0 V

■CMOS low power consumption

■Latch-up performance exceeds 250 mA

■Direct interface with TTL levels

■Inputs accept voltages up to 5 V

■Multiple package options

■Specified from−40°C to +125°C

74LVC1G86GM数据文档
型号 品牌 下载
74LVC1G86GM

NXP 恩智浦

下载
74LVC1GX04GW-Q100H

NXP 恩智浦

下载
74LVC1GX04GV-Q100H

NXP 恩智浦

下载
74LVC1GX04DCKRE4

TI 德州仪器

下载
74LVC1G125GW

NXP 恩智浦

下载
74LVC245APW

NXP 恩智浦

下载
74LVC1GX04DBVTG4

TI 德州仪器

下载
74LVC541APW,112

NXP 恩智浦

下载
74LVCH244APW,118

NXP 恩智浦

下载
74LVT126PW,112

NXP 恩智浦

下载
74LVC14AD

Philips 飞利浦

下载

锐单商城 - 一站式电子元器件采购平台