表征套件, Virtex-7 FPGA, Vivado, 仅限日本
The from is a Virtex-7 FPGA VC7215 characterization kit Japan specific. The Virtex™-7 FPGA VC7215 characterization kit provides the hardware environment for characterizing and evaluating 80 GTH 13.1Gbps transceivers of the on-board Virtex-7 V690T FPGA. The VC7215 allows evaluation of the Integrated Bit Error Ratio Test IBERT demonstration using the Vivado design suite. Each GTH Quad and its associated reference clock are routed from the FPGA to a connector pad which is designed to interface with a Samtec BullsEye connector. A cable enabled with a BullsEye connector and 10 standard SMAs allows users to connect to a broad range of evaluation platforms, from backplanes and optical evaluation boards to high speed test equipment. Each BullsEye connector handles a full GTH Quad, four transmit/receive pairs as well as the two independent reference clocks enabling the highest level of flexibility in testing custom applications.
型号 | 品牌 | 下载 |
---|---|---|
CK-V7-VC7215-G-J | Xilinx 赛灵思 | 下载 |
CK-V7-VC7203-G | Xilinx 赛灵思 | 下载 |
CK-V7-VC7203-G-J | Xilinx 赛灵思 | 下载 |
CK-V6-ML628-G | Xilinx 赛灵思 | 下载 |
CK-V6-ML628-G-J | Xilinx 赛灵思 | 下载 |
CK-V7-VC7215-G | Xilinx 赛灵思 | 下载 |
CK-V6-ML623-G | Xilinx 赛灵思 | 下载 |
CK-V7-VC7222-G-J | Xilinx 赛灵思 | 下载 |
CK-V6-ML623-G-J | Xilinx 赛灵思 | 下载 |
CK-V7-VC7222-G | Xilinx 赛灵思 | 下载 |
CK-V7-VC7222-IES-G-J | Xilinx 赛灵思 | 下载 |