SN54HC112J

双J-负边沿触发触发器具有清零和预设 DUAL J-NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

description/ordering information

The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset PRE or clear CLR inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive high, data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock CLK pulse. Clock triggering occurs at a voltage

• Wide Operating Voltage Range of 2 V to 6 V

• Outputs Can Drive Up To 10 LSTTL Loads

• Low Power Consumption, 40-µA Max ICC

• Typical tpd = 13 ns

• ±4-mA Output Drive at 5 V

• Low Input Current of 1 µA Max