74HC138N

74HC138N概述

NXP  74HC138N  芯片, 74HC CMOS逻辑器件

The is a 3-to-8 line Decoder or Demultiplexer with inverting and decodes three binary weighted address inputs to eight mutually exclusive outputs. The device features three enable inputs. Every output will be high unless E1 and E2 are low and E3 is high. This multiple enable function allows easy parallel expansion to a 1-of-32 5 to 32 lines decoder with just four 138 ICs and one inverter. The 138 can be used as an eight output demultiplexer by using one of the active low enable inputs as the data input and the remaining enable inputs as strobes. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

.
CMOS input level
.
Demultiplexing capability
.
Multiple input enable for easy expansion
.
Active low mutually exclusive outputs
.
Ideal for memory chip select decoding
.
ESD protection HBM JESD22-A114F exceeds 2000V

ESD sensitive device, take proper precaution while handling the device.

74HC138N数据文档
型号 品牌 下载
74HC138N

NXP 恩智浦

下载
74HC08D

NXP 恩智浦

下载
74HC4066D

NXP 恩智浦

下载
74HC595D

NXP 恩智浦

下载
74HC74D

NXP 恩智浦

下载
74HC14D

NXP 恩智浦

下载
74HC137D

NXP 恩智浦

下载
74HC138DT

NXP 恩智浦

下载
74HC245PW

NXP 恩智浦

下载
74HC4051D

NXP 恩智浦

下载
74HC7541DB,112

NXP 恩智浦

下载

锐单商城 - 一站式电子元器件采购平台