8比特并行负载移位寄存器 8-BIT PARALLEL-LOAD SHIFT REGISTER
This parallel-in or serial-in, serial-out register features gated clock CLK, CLK INH inputs and an overriding clear CLR\ input. The parallel-in or serial-in modes are established by the shift/load SH/LD\\\\ input. When high, SH/LD\ enables the serial SER data input and couples the eight flip-flops for serial shifting with each clock CLK pulse. When low, the parallel broadside data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR\ overrides all other inputs, including CLK, and resets all flip-flops to zero.
型号 | 品牌 | 下载 |
---|---|---|
SN74HC166AIDREP | TI 德州仪器 | 下载 |
SN74CB3T3383DW | TI 德州仪器 | 下载 |
SN74CBT16212ADLRG4 | TI 德州仪器 | 下载 |
SN74CB3T3383DWR | TI 德州仪器 | 下载 |
SN74CBTLV3383PW | TI 德州仪器 | 下载 |
SN74CBT16212AZQLR | TI 德州仪器 | 下载 |
SN74CBT3383DBQR | TI 德州仪器 | 下载 |
SN74CB3T3383PW | TI 德州仪器 | 下载 |
SN74CBTLV3383PWE4 | TI 德州仪器 | 下载 |
SN74CBT3383DBR | TI 德州仪器 | 下载 |
SN74CB3T3383PWR | TI 德州仪器 | 下载 |