LVTTL至GTL收发器, 2输入, 5.2ns, 3V至3.6V, TSSOP-8
Overview
The GTL2012 is a 2-bit translating transceiver designed for 3.3 V system interface with a GTL-/GTL/GTL+ bus.
The direction pin DIR allows the part to function as either a GTL-to-LVTTL sampling receiver or as an LVTTL-to-GTL interface.
The GTL2012 LVTTL inputs only are tolerant up to 5.5 V allowing direct access to TTL or 5 V CMOS inputs.
MoreLess
## Features
* Operates as a 2-bit GTL-/GTL/GTL+ sampling receiver or as an LVTTL to GTL-/GTL/GTL+ driver
* 3.0 V to 3.6 V operation with 5 V tolerant LVTTL input
* GTL input and output 3.6 V tolerant
* Vref adjustable from 0.5 V to 0.5VCC
* Partial power-down permitted
* Latch-up protection exceeds 500 mA per JESD78
* ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-CC101
* Package offered: TSSOP8 MSOP8 and VSSOP8
## Features
型号 | 品牌 | 下载 |
---|---|---|
GTL2012DP,118 | NXP 恩智浦 | 下载 |
GTL2003PW,112 | NXP 恩智浦 | 下载 |
GTL2002D,112 | NXP 恩智浦 | 下载 |
GTL2010PW,112 | NXP 恩智浦 | 下载 |
GTL2018PW,118 | NXP 恩智浦 | 下载 |
GTL2018PW/Q900,118 | NXP 恩智浦 | 下载 |
GTL2010PW,118 | NXP 恩智浦 | 下载 |
GTL2034PW,112 | NXP 恩智浦 | 下载 |
GTL2034PW,118 | NXP 恩智浦 | 下载 |
GTL2014PW,118 | NXP 恩智浦 | 下载 |
GTL2014PW,112 | NXP 恩智浦 | 下载 |