SN74LVC16374DGGR

SN74LVC16374DGGR概述

具有三态输出的 16 位边沿 D 类触发器 48-TSSOP -40 to 85

This 16-bit edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.

The SN74LVC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock CLK input, the Q outputs of the flip-flop take on the logic levels set up at the data D inputs.

A buffered output-enable OE\\\\ input can be used to place the eight outputs in either a normal logic state high or low logic levels or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE\ does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16374 is characterized for operation from -40°C to 85°C.

SN74LVC16374DGGR数据文档
型号 品牌 下载
SN74LVC16374DGGR

TI 德州仪器

下载
SN74CB3T3383DW

TI 德州仪器

下载
SN74CBT16212ADLRG4

TI 德州仪器

下载
SN74CB3T3383DWR

TI 德州仪器

下载
SN74CBTLV3383PW

TI 德州仪器

下载
SN74CBT16212AZQLR

TI 德州仪器

下载
SN74CBT3383DBQR

TI 德州仪器

下载
SN74CB3T3383PW

TI 德州仪器

下载
SN74CBTLV3383PWE4

TI 德州仪器

下载
SN74CBT3383DBR

TI 德州仪器

下载
SN74CB3T3383PWR

TI 德州仪器

下载

 锐单商城 - 一站式电子元器件采购平台  

 深圳锐单电子有限公司