SN74LVC1G08DBVT

2输入与门

The is a single 2-input positive-AND Gate. The device performs the Boolean function Y = A • B or Y = A\ + B\\\ in positive logic. The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range.

.

±24mA Output drive at 3.3V

.

10µA Maximum ICC low power consumption

.

Maximum tpd of 3.6ns at 3.3V

.

Inputs from a Maximum of 5.5V down

.

Ioff supports live insertion, partial power down mode and back drive protection

.

ESD protection exceeds JESD 22

.

Latch-up performance exceeds 100mA per JESD 78, Class II

.

Provides down translation to VCC

.

Green product and no Sb/Br