ARM Cortex-M3 26MHz 闪存：128K@x8bit
Product Details
The ADuCM3027/ADuCM3029 microcontroller units MCUs are ultra low power microcontroller systems with integrated power management for processing, control, and connectivity. The MCU system is based on the ARM Cortex-M3 processor, a collection of digital peripherals, embedded SRAM and flash memory, and an analog subsystem which provides clocking, reset, and power management capability in addition to an analog-to-digital converter ADC subsystem.
The following are the key features of the ADuCM3027/ADuCM3029 MCUs:
-
.
-
Industry leading ultralow power consumption.
-
.
-
SensorStrobe™ for precise time synchronized sampling of external sensors.
-
.
-
Works in hibernate mode, resulting in drastic current reduction in system solutions. Current consumption reduces by 10 times when using, for example, the ADXL363 accelerometer.
-
.
-
Software intervention is not required after setup.
-
.
-
No pulse drift due to software execution.
-
.
-
Leading edge security.
-
.
-
Fast encryption provides read protection to customer algorithms.
-
.
-
Write protection prevents device reprogramming by unauthorized code.
-
.
-
Robust operation.
-
.
-
Full voltage monitoring in deep sleep modes.
-
.
-
ECC support on flash.
-
.
-
Parity error detection on SRAM memory.
-
.
-
Failure detection of 32 kHz LFXTAL via interrupt.
Applications
-
.
-
Internet of Things IoT
-
.
-
Smart machine, smart metering, smart building, smart city, smart agriculture
-
.
-
Wearables
-
.
-
Fitness and clinical
### Features and Benefits
-
.
-
EEMBC ULPBench™ score: 245.5
-
.
-
Ultralow power active and hibernate modes
-
.
-
Active full on mode < 30 μA/MHz typical
-
.
-
Flexi™ core in sleep, peripherals active < 300 μA typical
-
.
-
Hibernate with SRAM retention < 750 nA typical
-
.
-
Shutdown optional RTC active < 60 nA typical
-
.
-
ARM® Cortex®-M3 processor with MPU
-
.
-
Up to 26 MHz with serial wire debug interface
-
.
-
Power management
-
.
-
Single-supply operation VBAT: 1.74 V to 3.6 V
-
.
-
Optional buck converter for improved efficiency
-
.
-
Memory options
-
.
-
128 KB/256 KB of embedded flash memory with ECC
-
.
-
4 KB of cache memory to reduce active power
-
.
-
64 KB of configurable system SRAM with parity
-
.
-
Up to 32 KB of SRAM retained in hibernate mode
-
.
-
Safety
-
.
-
Watchdog with dedicated on-chip oscillator
-
.
-
Hardware CRC with programmable polynomial
-
.
-
Multiparity bit protected SRAM
-
.
-
ECC protected embedded flash
-
.
-
Security
-
.
-
TRNG
-
.
-
User code protection
-
.
-
Hardware cryptographic accelerator supporting AES-128, AES-256, and SHA-256
-
.
-
Digital peripherals
-
.
-
3 SPI interfaces to enable glueless interface to sensors, radios, and converters
-
.
-
I2C and UART interfaces
-
.
-
SPORT for natively interfacing with converters and radios
-
.
-
Programmable GPIOs 44 in LFCSP and 36 in WLCSP
-
.
-
3 general-purpose timers with PWM support
-
.
-
RTC and FLEX_RTC with SensorStrobe™ and time stamping
-
.
-
Programmable beeper
-
.
-
25-channel DMA controller
-
.
-
Clocking features
-
.
-
26 MHz clock: on-chip oscillator, external crystal oscillator
-
.
-
32 kHz clock: on-chip oscillator, low power crystal oscillator
-
.
-
Integrated PLL with programmable divider
-
.
-
Analog peripherals
-
.
-
12-bit SAR ADC, 1.8 MSPS, 8 channels, digital comparator