The is a 3-input CMOS Triple OR Gate provides the system designer with direct implementation of the positive-logic OR function and supplement the existing family of CMOS gates.
.
Standardized and symmetrical output characteristics
.
Medium-speed operation - tPLH, tPHL = 60ns typical at VDD=10V