LAN9221-ABZJ

MICROCHIP  LAN9221-ABZJ  以太网控制器, 100 Mbps, IEEE 802.3, IEEE 802.3u, 3 V, 3.6 V, QFN, 56 引脚

The is a high-performance 16-bit Non-PCI 10/100 Ethernet Controller with variable voltage I/O. It has been specifically designed to provide high performance and throughput for 16-bit applications. It is fully IEEE 802.3 10Base-T and 802.3u 100Base-TX compliant and supports HP Auto-MDIX. The variable voltage I/O signals of the LAN9221 accommodate lower voltage I/O signalling without the need for voltage level shifters. It includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface. The simple, yet highly functional host bus interface provides a glue-less connection to most common 16-bit microprocessors and microcontrollers as well as 32-bit microprocessors with a 16-bit external bus. The integrated checksum offload engines enable the automatic generation of the 16-bit checksum for received and transmitted Ethernet frames, offloading the task from the CPU.

.

Efficient architecture with low CPU overhead

.

Easily interfaces to most 16-bit embedded CPU"s

.

Integrated PHY with HP Auto-MDIX support

.

Integrated checksum offload engine helps reduce CPU load

.

Low pin count and small body size package for small form factor system designs

.

Burst-mode read support

.

Internal buffer memory can store over 200 packets

.

Automatic PAUSE and back-pressure flow control

.

Supports Slave-DMA

.

Interrupt pin with programmable hold-off timer

.

Reduces system cost and increases design flexibility

.

SRAM-like interface easily interfaces to most embedded CPU"s or SoC"s

.

Fully compliant with IEEE 802.3/802.3u standards

.

Integrated Ethernet MAC and PHY

.

Full- and half-duplex support

.

Full-duplex flow control

.

Backpressure for half-duplex flow control

.

Preamble generation and removal

.

Automatic 32-bit CRC generation and checking

.

Automatic payload padding and pad removal