MC100LVELT20D

MC100LVELT20D概述

3.3V ? LVTTL / LVCMOS到差分LVPECL翻译 3.3VLVTTL/LVCMOS to Differential LVPECL Translator

Description

The MC100LVELT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL Positive ECL levels are used, only + 3.3 V and ground are required. The small outline SOIC−8 package and the single gate of the MC100LVELT20 makes it ideal for those applications where space, performance, and low power are at a premium.

The 100 Series contains temperature compensation.

Features

• 390 ps Typical Propagation Delay

• Maximum Input Clock Frequency > 0.8 GHz Typical

• Operating Range VCC = 3.0 V to 3.6 V with GND = 0 V

• PNP TTL Input for Minimal Loading

• Q Output will Default HIGH with Input Open

• Pb−Free Packages are Available

MC100LVELT20D数据文档
型号 品牌 下载
MC100LVELT20D

ON Semiconductor 安森美

下载
MC100EP195FAG

ON Semiconductor 安森美

下载
MC100EP196FAG

ON Semiconductor 安森美

下载
MC100EP195BMNG

ON Semiconductor 安森美

下载
MC100EP195MNG

ON Semiconductor 安森美

下载
MC10EP195FAG

ON Semiconductor 安森美

下载
MC10EP195MNR4G

ON Semiconductor 安森美

下载
MC100EP195BMNR4G

ON Semiconductor 安森美

下载
MC100EL15DG

ON Semiconductor 安森美

下载
MC100EP32DTG

ON Semiconductor 安森美

下载
MC100LVEL11DTG

ON Semiconductor 安森美

下载

锐单商城 - 一站式电子元器件采购平台